
Safe Checkout
Secure Payments
Fast Delivery
Order Today
Free Shipping
Across the US
Easy Returns
Hassle-Free
Micron MT18JSF25672PDY-1G4D1AB 2GB DDR3-1333MHz RDIMM 2Rx8 CL9 Memory
- Capacity: 2GB
- Type: DDR3 SDRAM
- Form Factor: RDIMM (Registered DIMM)
- Speed: 1333MHz (PC3-10600)
- Configuration: 2Rx8 (Dual Rank x8)
- Latency: CL9
- Voltage: 1.5V
- ECC: Yes (Error-Correcting Code)
Click on Inquire to get latest price
Free U.S. Ground Shipping
Typically 1-2 handling + 3-7 transit days
Purchase orders accepted
For government, enterprise, data center, and small business customers.
Bulk Purchase Inquiry
Volume pricing and availability
Product Overview
The Micron MT18JSF25672PDY-1G4D1AB is a 2GB DDR3 RDIMM memory module designed for high-performance computing environments. It operates at a speed of 1333MHz and features a 2Rx8 configuration with CL9 latency, ensuring efficient data transfer and system responsiveness.
Technical Information
| Memory Type | DDR3 SDRAM |
| Capacity | 2GB |
| Form Factor | RDIMM |
| Speed | 1333MHz |
Additional Specifications
| CAS Latency | CL9 |
| Rank | 2Rx8 |
| Voltage | 1.5V |
| ECC | Yes |
Product Description
This Micron 2GB DDR3 RDIMM module, identified by SKU MT18JSF25672PDY-1G4D1AB, is engineered for servers and workstations requiring reliable and high-speed memory. The DDR3 technology offers significant improvements in bandwidth and power efficiency compared to previous generations, making it suitable for demanding applications. The module's 2Rx8 configuration indicates it is dual-rank, with each rank utilizing eight memory chips per module. This design can enhance performance by allowing the memory controller to access different ranks concurrently, reducing latency and increasing throughput. The CL9 latency rating signifies the number of clock cycles required to access a specific memory address, contributing to the module's overall responsiveness. As a Registered DIMM (RDIMM), this memory module includes a register chip that buffers command and address signals between the memory controller and the DRAM chips. This buffering reduces electrical load on the memory controller, enabling systems to support higher memory capacities and more memory modules per channel. The inclusion of ECC (Error-Correcting Code) provides data integrity by detecting and correcting single-bit errors, crucial for mission-critical applications where data accuracy is paramount.



